[{"data":1,"prerenderedAt":-1},["ShallowReactive",2],{"tag-edge-ai":3},{"tag":4,"articles":10},{"id":5,"name":6,"slug":7,"article_count":8,"description_zh":9,"description_en":9},"d48d785f-44fe-4438-bdfe-b790c86fa523","edge AI","edge-ai",0,null,[11,20],{"id":12,"slug":13,"title":14,"summary":15,"category":16,"image_url":17,"cover_image":17,"language":18,"created_at":19},"cff0f03f-8419-410d-a2f2-8b2e0b89a93e","why-banana-pi-risc-v-edge-ai-board-matters-en","Why Banana Pi’s RISC-V edge AI board matters","Banana Pi’s BPI-SM10 shows RISC-V is ready for serious local AI hardware.","industry","https:\u002F\u002Fxxdpdyhzhpamafnrdkyq.supabase.co\u002Fstorage\u002Fv1\u002Fobject\u002Fpublic\u002Fcovers\u002Finline-1777969864596-qu0p.png","en","2026-05-05T08:30:37.056245+00:00",{"id":21,"slug":22,"title":23,"summary":24,"category":25,"image_url":26,"cover_image":26,"language":18,"created_at":27},"7e53caab-1d9c-4884-88f0-ede57bfb1d01","altera-fpga-ai-suite-spatial-compiler-edge-ai-en","Altera’s FPGA AI Suite Gets a Spatial Compiler","Altera’s FPGA AI Suite 26.1.1 adds a spatial compiler for low-latency edge AI on Agilex FPGAs, with 100,000 free inferences.","tools","https:\u002F\u002Fxxdpdyhzhpamafnrdkyq.supabase.co\u002Fstorage\u002Fv1\u002Fobject\u002Fpublic\u002Fcovers\u002Finline-1777879248631-200d.png","2026-05-04T07:20:33.26433+00:00"]